NXP Semiconductors /MIMXRT1052 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B1_12

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B1_12

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

MUX_MODE=ALT0, SION=DISABLED

Description

SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: FLEXSPIA_DATA01 of instance: flexspi

1 (ALT1): Select mux mode: ALT1 mux port: ACMP_OUT00 of instance: acmp

2 (ALT2): Select mux mode: ALT2 mux port: LPSPI3_PCS0 of instance: lpspi3

3 (ALT3): Select mux mode: ALT3 mux port: SAI1_RX_DATA00 of instance: sai1

4 (ALT4): Select mux mode: ALT4 mux port: CSI_DATA05 of instance: csi

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO28 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: USDHC2_DATA4 of instance: usdhc2

7 (ALT7): Select mux mode: ALT7 mux port: KPP_ROW01 of instance: kpp

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B1_12

Links

() ()